cad/py-MyHDL/../../cad/py-MyHDL/patches/patch-cosimulation_cver_Makefile.lnx: d4970d90cbabefb580e5ee5656de9ce29979b854eca3d51b5e6886db2dad7133
cad/py-MyHDL/../../cad/py-MyHDL/patches/patch-myhdl___always__seq.py: ce84dcc8aa1f2c287fc0bf885b6a1fc3a160c85e222cfb7bb0929bb3bc0a2c1e
cad/py-MyHDL/../../cad/py-MyHDL/patches/patch-myhdl_conversion___toVHDL.py: 1d9c48d105b8de5b98ae5cfaee8aa69409125307498b4e006d9e800413e6904b
cad/py-MyHDL/DESCR: 74239894fcb8d636e769089899b54f0d5ae067daa1c7b940f27a53819012046f
cad/py-MyHDL/Makefile.common: 4da0650430b1872c1528ba6599ac0cbfe95fde0e8ad19d255a732bfe1ffe4def
cad/py-MyHDL/Makefile: 3d4fa007db63230bf2ff5fd2db50ff0a619eedbc502e92f1666c5b18f79a88a6
cad/py-MyHDL/PLIST: ed89bc38d33f55727a0942c46cf7a40cdd9bccd293c9e8f4075fda804dd58bc9
cad/py-MyHDL/distinfo: d16ff4ba4f6db71f2da5d5ac0bba7d82a295f20d9dadf9bda44e7dff27db4a64
